Merge branch 'master' of dev.danilafe.com:ECE-571/Labs

This commit is contained in:
Danila Fedorin 2021-03-16 19:02:58 -07:00
commit 6b963c967b
3 changed files with 3 additions and 1 deletions

View File

@ -3,4 +3,6 @@
* [x] Add precharger version of memory cell (or explain how they compose) * [x] Add precharger version of memory cell (or explain how they compose)
* [x] Test cell in the _middle_. * [x] Test cell in the _middle_.
* [x] Walk through the consequences of the read/write block being in the middle. * [x] Walk through the consequences of the read/write block being in the middle.
* [ ] Figure out what to do with flopped write block. * [x] Figure out what to do with flopped write block.
* [ ] Test data close to write block (it pulls up past clock low!)
* [ ] Drive wires to zero?

BIN
final/toplevel.png Normal file

Binary file not shown.

After

Width:  |  Height:  |  Size: 149 KiB

BIN
final/toplevel_design.png Normal file

Binary file not shown.

After

Width:  |  Height:  |  Size: 192 KiB