|
amp.png
|
Upload files to 'final'
|
2021-03-17 00:02:13 -07:00 |
|
decoder.png
|
Upload files to 'final'
|
2021-03-17 00:02:13 -07:00 |
|
layout_arrayed_closeup.png
|
Add missing images.
|
2021-03-17 12:19:02 -07:00 |
|
layout_arrayed.png
|
Add missing images.
|
2021-03-17 12:19:02 -07:00 |
|
layout_single.png
|
Add missing images.
|
2021-03-17 12:19:02 -07:00 |
|
read_select.png
|
Upload files to 'final'
|
2021-03-17 00:02:13 -07:00 |
|
report.tex
|
Update report.
|
2021-03-17 12:21:35 -07:00 |
|
SRAM_bits.cir
|
Update with new wire model
|
2021-03-17 12:58:36 -07:00 |
|
SRAM.jelib
|
Add final SRAM design.
|
2021-03-17 12:19:17 -07:00 |
|
testBuffer.cir
|
1.9ns everywhere.
|
2021-03-17 12:19:33 -07:00 |
|
testDecoder.cir
|
Add Scott's various test files.
|
2021-03-09 19:15:28 -08:00 |
|
testMem.cir
|
Add Scott's various test files.
|
2021-03-09 19:15:28 -08:00 |
|
testRead.cir
|
Add Scott's various test files.
|
2021-03-09 19:15:28 -08:00 |
|
testSRAM.cir
|
Add Scott's various test files.
|
2021-03-09 19:15:28 -08:00 |
|
testWrite.cir
|
Add Scott's various test files.
|
2021-03-09 19:15:28 -08:00 |
|
todo.md
|
Add TODO.
|
2021-03-17 11:51:50 -07:00 |
|
toplevel_design.png
|
Add initial designs.
|
2021-03-16 18:32:56 -07:00 |
|
toplevel.png
|
Add initial designs.
|
2021-03-16 18:32:56 -07:00 |
|
write.png
|
Upload files to 'final'
|
2021-03-17 00:32:18 -07:00 |
