Add libe writeup and delete useless inages.

Lab1/Lab1.jelib

@@ -0,0 +1,115 @@
+# header information:
+HLab1|9.07
+
+# Views:
+Vlayout|lay
+Vschematic|sch
+
+# Cell Nand2;1{lay}
+CNand2;1{lay}||mocmos|1610136809876|1610479742026||DRC_last_good_drc_area_date()G1610138667832|DRC_last_good_drc_bit()I18|DRC_last_good_drc_date()G1610138667832
+Ngeneric:Facet-Center|art@0||0|0||||AV
+NMetal-1-P-Active-Con|contact@0||-6|7|5||R|
+NMetal-1-P-Active-Con|contact@1||-15|7|5||R|
+NMetal-1-P-Active-Con|contact@2||3|7|5||R|
+NMetal-1-Metal-2-Con|contact@3||-15|11.5||||
+NMetal-1-Metal-2-Con|contact@4||3|11.5||||
+NMetal-1-N-Active-Con|contact@5||-13|-40.5|5||R|
+NMetal-1-N-Active-Con|contact@6||0.5|-40.5|5||R|
+NMetal-1-Metal-2-Con|contact@7||14|4||||
+NMetal-1-Metal-2-Con|contact@8||-6|4||||
+NMetal-1-Metal-2-Con|contact@9||14|-37||||
+NMetal-1-Metal-2-Con|contact@10||0.5|-37||||
+NMetal-1-Polysilicon-1-Con|contact@11||-10.5|-4||||
+NMetal-1-Polysilicon-1-Con|contact@12||-1.5|-4||||
+NMetal-1-Polysilicon-1-Con|contact@13||-10.5|-30||||
+NMetal-1-Polysilicon-1-Con|contact@15||-1.5|-30||||
+NMetal-1-Polysilicon-1-Con|contact@16||-1.5|-30||||
+NN-Transistor|nmos@4||-9|-40.5|7||R|
+NN-Transistor|nmos@5||-3.5|-40.5|7||R|
+NMetal-2-Pin|pin@0||10|4||||
+NMetal-2-Pin|pin@1||9|-37||||
+NPolysilicon-1-Pin|pin@2||-3|-30||||
+NPolysilicon-1-Pin|pin@3||-9|-30.5||||
+NPolysilicon-1-Pin|pin@4||-3.5|-30||||
+NPolysilicon-1-Pin|pin@5||-10.5|-30.5||||
+Nartwork:Pin|pin@6||-24.5|-43.5|1|1||
+Nartwork:Pin|pin@7||12.5|-43.5|1|1||
+NP-Transistor|pmos@0||-10.5|7|7||R|
+NP-Transistor|pmos@1||-1.5|7|7||R|
+AP-Active|net@0|||S1800|contact@0||-5.5|6.5|pmos@1|diff-top|-5.25|6.5
+AP-Active|net@1|||S0|contact@0||-5.5|6.5|pmos@0|diff-bottom|-6.75|6.5
+AP-Active|net@2|||S1800|contact@1||-15|7|pmos@0|diff-top|-14.25|7
+AP-Active|net@3|||S0|contact@2||3|7|pmos@1|diff-bottom|2.25|7
+AMetal-2|net@4|||S1800|contact@3||-15|11.5|contact@4||3|11.5
+AMetal-1|net@5|||S2700|contact@1||-15|7|contact@3||-15|11.5
+AMetal-1|net@6|||S2700|contact@2||3|7|contact@4||3|11.5
+AMetal-2|net@11||1|S0|contact@7||14|4|pin@0||10|4
+AMetal-2|net@12||1|S0|pin@0||10|4|contact@8||-6|4
+AMetal-1|net@13||1|S900|contact@0||-6|7|contact@8||-6|4.5
+AMetal-2|net@14||1|S0|contact@9||14|-37|pin@1||9|-37
+AMetal-2|net@15||1|S0|pin@1||9|-37|contact@10||0.5|-37
+AMetal-1|net@16||1|S2700|contact@6||0.5|-40|contact@10||0.5|-37
+APolysilicon-1|net@18|||S900|pmos@1|poly-left|-1.5|0|contact@12||-1.5|-4
+APolysilicon-1|net@19|||S900|pmos@0|poly-left|-10.5|0|contact@11||-10.5|-4.5
+APolysilicon-1|net@22|||S1800|pin@2||-3|-30|contact@15||-1|-30
+AMetal-1|net@23||1|S2700|contact@13||-10.5|-30|contact@11||-10.5|-4
+AMetal-1|net@24||1|S2700|contact@15||-1.5|-30|contact@12||-1.5|-4
+AN-Active|net@25|||S0|nmos@4|diff-bottom|-5.25|-40|nmos@5|diff-top|-7.25|-40
+AN-Active|net@26|||S1800|contact@5||-13|-40.5|nmos@4|diff-top|-12.75|-40.5
+AN-Active|net@27|||S0|contact@6||0.5|-40|nmos@5|diff-bottom|0.25|-40
+APolysilicon-1|net@28|||S2700|nmos@4|poly-right|-9|-33.5|pin@3||-9|-30.5
+APolysilicon-1|net@29|||S2700|nmos@5|poly-right|-3.5|-33.5|pin@4||-3.5|-30
+APolysilicon-1|net@30|||S0|pin@3||-9|-30.5|pin@5||-10.5|-30.5
+APolysilicon-1|net@31||3|S900|contact@13||-10.5|-30|pin@5||-10.5|-30.5
+APolysilicon-1|net@32|||S1800|pin@4||-3.5|-30|contact@16||-1.5|-30
+AMetal-1|net@33|||S2700|contact@15||-1.5|-30|contact@16||-1.5|-30
+AMetal-1|net@34||1|S2700|contact@9||14|-37|contact@7||14|4
+Aartwork:Solid|net@35|||FS0|pin@7||12.5|-43.5|pin@6||-24.5|-43.5
+EI1||D5G2;|contact@11||I
+EI2||D5G2;|contact@15||I
+EO||D5G2;|contact@7||O
+EGND|gnd|D5G2;|contact@5||G
+EVdd|vdd|D5G2;|contact@3||P
+X
+
+# Cell Nand2;1{sch}
+CNand2;1{sch}||schematic|1610136165903|1610285745086|
+Ngeneric:Facet-Center|art@0||0|0||||AV
+NOff-Page|conn@0||-25|-0.5||||
+NOff-Page|conn@1||-18.5|-0.5||||
+NOff-Page|conn@2||3.5|-0.5||||
+NGround|gnd@0||-5.5|-15||||
+NTransistor|nmos@2||-7.5|-3.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
+NTransistor|nmos@3||-7.5|-9.5|||R||ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
+NWire_Pin|pin@3||-5.5|5||||
+NWire_Pin|pin@6||-16.5|-3.5||||
+NWire_Pin|pin@7||-16.5|2.5||||
+NWire_Pin|pin@8||-23|3||||
+NWire_Pin|pin@9||-23|-9.5||||
+NWire_Pin|pin@10||-5.5|-0.5||||
+NWire_Pin|pin@11||-9|-0.5||||
+NTransistor|pmos@0||-11|3|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
+NTransistor|pmos@1||-7.5|2.5|||R|2|ATTR_length(D5G0.5;X-0.5;Y-1;)S2|ATTR_width(D5G1;X0.5;Y-1;)S10
+NPower|pwr@0||-5.5|14||||
+Awire|net@6|||900|pwr@0||-5.5|14|pin@3||-5.5|5
+Awire|net@7|||1800|pmos@0|d|-9|5|pin@3||-5.5|5
+Awire|net@13|||900|conn@1|y|-16.5|-0.5|pin@6||-16.5|-3.5
+Awire|net@14|||0|nmos@2|g|-8.5|-3.5|pin@6||-16.5|-3.5
+Awire|net@15|||2700|conn@1|y|-16.5|-0.5|pin@7||-16.5|2.5
+Awire|net@16|||1800|pin@7||-16.5|2.5|pmos@1|g|-8.5|2.5
+Awire|net@17|||2700|conn@0|y|-23|-0.5|pin@8||-23|3
+Awire|net@18|||1800|pin@8||-23|3|pmos@0|g|-12|3
+Awire|net@19|||900|conn@0|y|-23|-0.5|pin@9||-23|-9.5
+Awire|net@20|||1800|pin@9||-23|-9.5|nmos@3|g|-8.5|-9.5
+Awire|net@22|||900|pmos@1|s|-5.5|0.5|pin@10||-5.5|-0.5
+Awire|net@23|||900|pin@10||-5.5|-0.5|nmos@2|d|-5.5|-1.5
+Awire|net@24|||1800|pin@10||-5.5|-0.5|conn@2|a|1.5|-0.5
+Awire|net@25|||900|pmos@0|s|-9|1|pin@11||-9|-0.5
+Awire|net@26|||0|pin@10||-5.5|-0.5|pin@11||-9|-0.5
+Awire|net@27|||900|nmos@3|s|-5.5|-11.5|gnd@0||-5.5|-13
+Awire|net@29|||900|nmos@2|s|-5.5|-5.5|nmos@3|d|-5.5|-7.5
+Awire|net@30|||900|pin@3||-5.5|5|pmos@1|d|-5.5|4.5
+EI1||D5G2;|conn@0|a|I
+EI2||D5G2;|conn@1|a|I
+EO||D5G2;|conn@2|a|O
+X

Lab1/Lab1Detail.xml

@@ -0,0 +1 @@
+<mxfile host="app.diagrams.net" modified="2021-01-13T01:27:43.061Z" agent="5.0 (X11)" etag="RCOAn2VZsp8tLYy4fyHr" version="14.1.9" type="device"><diagram id="aDMaHCKNV9e3BEvMZIsv" name="Page-1">7Zvfd5sgFMf/mjzuHIRo7GOTdu3LuvVk52yvTEnCmZFMaX70rx9GTBRoZ88k2KR5ibkohs8XL5cLDtBkub3L8GrxhcUkGUAQbwfoZgChh0IovgrLrrSMoF8a5hmN5UlHw5Q+E2kE0vpEY5I3TuSMJZyumsaIpSmJeMOGs4xtmqfNWNK86wrPiWaYRjjRrT9ozBelNfTB0X5P6HxR3dkDsmSJq5OlIV/gmG1qJnQ7QJOMMV4eLbcTkhTwKi7ldZ9fKD38sYykvM0Fuz8/V49rED0+Z4tt8Lz8Hm/vP8GwrGaNkyfZYvlv+a5CkLGnNCZFLWCAxpsF5WS6wlFRuhGiC9uCLxPxyxOHOc/YbzJhCcv2V6MgCsmvmSiZ0SSp2WNMwlkk7Ho7ZNPWJONkWzPJdt0RtiQ824lTZKcKJeJNTaHKtqirE0gjlr1ifqjqCE4cSHZv4Oh1jLEDKHDYkgoEtqjAHlGRpRWU1yABU9cZ2oKEDJCCRNx2HNO1OJwXh6tPm31VZYG4T61MYypQ8NeeypSlRHkgpQkndJ6Kn5EATIR9XIClwhtey4IljePiNkalmlp2IRZsqoUMag2NPdqSVr5Vb2nQRTjKyf7TDdDw373/4CPrQK11/qBjoDOW8hq78uMAdNDCz5yW9OjMuq5hzPdMvsAa0K4jp9503aBvpKu5wOmD1PFw4nUVeUBlMDs8/jWu0IA1tIa166DVCVbV07rHOnSFtZMpVdVb1QEMmQJlHatnDWvXoYKG9doHYAgMWMWEYIR0Dz3bf+zgNvViE+6RNdx244UTOQfUO597dQ7OwVdDBNfOAVqPEFw6BxW3c+cAzyJy8PsWOVQU7WFFIwD28wQFa4AB2PfWU/Zi37XTMGXezga3FlE4x209LnaJW01PGEZE46TZHm67uUrHuLUkhXveducn9vM+aqxsSlkas+3W8j6w6zlIX1JsSJ1cG1Js0LQKZW8RqvMAulrtLs6dJzjP5bHmRgAIbq8/68C9X9gj0K4b8RQhjDoYnIhvTYfOI+t3ocMI9k2HFqPnP8jjfFVuSJnRbaHWe5HCa0rRcsnVnmdqMa6epxIe6pkSphUvbafClCY0Yum72qrwYn/oQEV1D8MQtJPR2h4GZEpBajIKAccfGr6g4SGz5krDoSlc+9DwLeOaew1Nod6Hhm8ZEd1rCDUN7x5uPpSBhmTjaYXRk41fL1AW1ek5l0WPPb6xZJdXMePFCQTVRZHQd6uQr3u0y1bID/umkL5sNaUPwrBHlOUXqJG2T9z1NvEW2SOSxtfF+0kF3oIGjZoavYiFxI03lnQotVb7hlZXtowkmNM1aVRuQiHv8I1R8U+OzJURX321JmdPWUTkRUeeWj3IV56vK6UijrM54VpFe2EOrf4PrVrkl969Vn43WvnIsVb6gtCUXmJcpzo80+J+Rx5P/Dy+o1gKeXzTE93+BQ==</diagram></mxfile>

Lab1/lab1.tex

@@ -0,0 +1,28 @@
+\documentclass{article}
+\usepackage[margin=1in]{geometry}
+\usepackage{graphicx}
+\begin{document}
+\section*{Lab 1}
+In my drawing (figure \ref{fig:lab1}), I drew a few of the details mentioned in Chapter 3 of the textbook.
+A few clarifying notes:
+
+\begin{itemize}
+    \item I included the shallow and deep n+ wells, and the SiN spacers that were
+        used to create them. According to the book, the shallow n+ wells help prevent
+        hot electron damage and reduce short channel effects. However, the deeper
+        wells are used to reduce resistance.
+    \item I also added the silicide layer, which is used, from my understanding,
+        to improve the conduactance of the transistor terminals. This layer
+        is drawn in purple.
+    \item I drew the the vias as metal 1 (solid blue). Electric colors them black,
+        and apparently, tungsten is occasionally used to ensure better connections
+        of the vias themselves.
+\end{itemize}
+
+\begin{figure}[h]
+    \centering
+    \includegraphics[width=0.8\linewidth]{Lab1Detail.png}
+    \caption{Drawing of cross section specified in Electric Lab.}
+    \label{fig:lab1}
+\end{figure}
+\end{document}