This website requires JavaScript.
Explore
Help
Sign In
ECE-271
/
VerilogCPU
Watch
1
Star
0
Fork
0
You've already forked VerilogCPU
Code
Issues
2
Pull Requests
Releases
Wiki
Activity
7
Commits
1
Branch
0
Tags
bfe4b65788e9759f417723f49b07763d6175d5dc
Go to file
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
Danila Fedorin
bfe4b65788
Fix a port width problem, and change file permissions.
2018-06-05 22:56:46 -07:00
tasm
Add an assembly program to demonstrate reading.
2018-06-05 17:36:18 -07:00
alu.sv
Initial commit. Working CPU!
2018-06-05 00:06:45 -07:00
assembler.cr
Add help to assembler.
2018-06-05 17:28:24 -07:00
cpu.sv
Fix a port width problem, and change file permissions.
2018-06-05 22:56:46 -07:00
memory.sv
Fix a port width problem, and change file permissions.
2018-06-05 22:56:46 -07:00
mux2.sv
Fix a port width problem, and change file permissions.
2018-06-05 22:56:46 -07:00
mux4.sv
Fix a port width problem, and change file permissions.
2018-06-05 22:56:46 -07:00
register.sv
Fix a port width problem, and change file permissions.
2018-06-05 22:56:46 -07:00
Description
A CPU written in SystemVerilog for ECE 271.
212
KiB
Languages
SystemVerilog
51.8%
Crystal
48.2%
