Danila Fedorin 32fe8e5ee6 Update the referenced Agda submodule ...

Signed-off-by: Danila Fedorin <danila.fedorin@gmail.com>

2024-08-18 10:30:21 -10:00

..

agda-issomething

Fix mistakes in the example.agda file for IsSomething.

2023-09-03 11:38:00 -07:00

agda-spa @ 828b652d3b

Update the referenced Agda submodule

2024-08-18 10:30:21 -10:00

aoc-2020 @ 7a8503c3fe

Add more text to draft.

2021-01-02 21:23:47 -08:00

blog-static-flake @ 67b47d9c29

Update the blog flake submodule and Nix Blog post

2022-04-09 15:55:21 -07:00

catamorphisms

Update and publish catamorphism article

2022-04-24 01:09:34 -07:00

compiler @ 137455b0f4

Extract compiler into its own repo

2023-01-01 15:09:41 -08:00

cs325-langs

Add homework 3 solution for CS325

2020-01-02 21:20:32 -08:00

dawn

Finish a draft of the UCC evaluator article

2021-11-28 16:50:28 -08:00

dyno-alloy

Edit and publish Alloy article

2023-06-04 21:56:45 -07:00

patterns

Add the missing general-base pattern drawing code

2023-08-28 20:46:29 -07:00

server-config @ 98cffe0954

Add server configuration as submodule

2021-12-03 19:38:16 -08:00

time-traveling

Add time traveling code.

2020-07-30 00:57:47 -07:00

typeclass-prolog

Add missing source file to typeclasses-are-logic post

2023-01-29 21:12:10 -08:00

typesafe-imperative

Update typesafe imperative language post draft.

2020-11-01 23:56:55 -08:00

typesafe-interpreter

Add version of typesafe interpreter with tuples.

2020-07-23 16:38:54 -07:00

typescript-emitter

Add draft of TypeScript typesafe event emitter post

2021-09-04 18:32:08 -07:00