ECE-271/VerilogCPU
1
0
Fork 0
Code Issues 2 Pull Requests Releases Wiki Activity
4 Commits 1 Branch 0 Tags
39c3fcf9b8d53e6e3b9af52ade1a438aa140328f
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Danila Fedorin 39c3fcf9b8 Add help to assembler.
2018-06-05 17:28:24 -07:00
tasm
Add the basic fibonacci sequence program.
2018-06-05 17:25:12 -07:00
alu.sv
Initial commit. Working CPU!
2018-06-05 00:06:45 -07:00
assembler.cr
Add help to assembler.
2018-06-05 17:28:24 -07:00
cpu.sv
Initial commit. Working CPU!
2018-06-05 00:06:45 -07:00
memory.sv
Initial commit. Working CPU!
2018-06-05 00:06:45 -07:00
mux2.sv
Initial commit. Working CPU!
2018-06-05 00:06:45 -07:00
mux4.sv
Initial commit. Working CPU!
2018-06-05 00:06:45 -07:00
register.sv
Initial commit. Working CPU!
2018-06-05 00:06:45 -07:00
Description
A CPU written in SystemVerilog for ECE 271.
212 KiB
Languages
SystemVerilog 51.8%
Crystal 48.2%