Logo
Explore Help
Sign In
ECE-571/Labs
1
0
Fork 0
You've already forked Labs
Code Issues Pull Requests Releases Wiki Activity
15 Commits 1 Branch 0 Tags
f3ffb39219a74172814eb8c18e1c6caa75818185
Commit Graph

15 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Danila Fedorin
f3ffb39219 Write-in-middle design. 2021-03-14 23:11:00 -07:00
Danila Fedorin
f289e84389 Current best effort. 2021-03-14 21:13:43 -07:00
Danila Fedorin
5f8a49ab9a WIP (still buggy) 2ns design 2021-03-12 13:53:24 -08:00
Danila Fedorin
2010fcdf52 Add initial version of SRAM design. 2021-03-09 19:15:39 -08:00
Danila Fedorin
8285087e3f Add Scott's various test files. 2021-03-09 19:15:28 -08:00
Danila Fedorin
b58f4df33e Add my initial definitions of SRAM bits. 2021-03-09 19:15:07 -08:00
Danila Fedorin
cf73ec9016 Add lab 3 sources. 2021-01-27 15:05:45 -08:00
Danila Fedorin
a55e55f04f Update process script to generate TeX. 2021-01-27 15:04:23 -08:00
Danila Fedorin
1ca79fc52b Update processing script. 2021-01-18 13:56:27 -08:00
Danila Fedorin
b32dfd2a36 Add required Python packages to git. 2021-01-14 20:00:08 -08:00
Danila Fedorin
a548f96a95 Add libe writeup and delete useless inages. 2021-01-14 19:59:13 -08:00
Danila Fedorin
5ce4719a1b Avoid re-running ltspice 2021-01-14 19:57:37 -08:00
Danila Fedorin
61b22fffdf Add lab 2 parameters and simulation script. 2021-01-14 19:54:02 -08:00
Danila Fedorin
b41e616236 Update lab image. 2021-01-12 22:19:26 -08:00
Danila Fedorin
2787981efc Add initial drawings of cross section 2021-01-12 14:25:03 -08:00
Powered by Gitea Version: 1.25.2 Page: 23ms Template: 6ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API