ECE-271/VerilogCPU
1
0
Fork 0
Code Issues 2 Pull Requests Releases Wiki Activity
A CPU written in SystemVerilog for ECE 271.
9 Commits 1 Branch 0 Tags 212 KiB
SystemVerilog 51.8%
Crystal 48.2%
d00131973b
Go to file
Danila Fedorin d00131973b Add script to generate SPI DO files.
2018-06-05 23:01:13 -07:00
tasm Add an assembly program to demonstrate reading. 2018-06-05 17:36:18 -07:00
alu.sv Initial commit. Working CPU! 2018-06-05 00:06:45 -07:00
assembler.cr Add help to assembler. 2018-06-05 17:28:24 -07:00
cpu_controller.sv Add the CPU controller. 2018-06-05 22:57:01 -07:00
cpu.sv Fix a port width problem, and change file permissions. 2018-06-05 22:56:46 -07:00
edge_detector.sv Add the CPU controller. 2018-06-05 22:57:01 -07:00
memory.sv Fix a port width problem, and change file permissions. 2018-06-05 22:56:46 -07:00
mux2.sv Fix a port width problem, and change file permissions. 2018-06-05 22:56:46 -07:00
mux4.sv Fix a port width problem, and change file permissions. 2018-06-05 22:56:46 -07:00
register.sv Fix a port width problem, and change file permissions. 2018-06-05 22:56:46 -07:00
spi_encoder.cr Add script to generate SPI DO files. 2018-06-05 23:01:13 -07:00
spi_slave.sv Add the CPU controller. 2018-06-05 22:57:01 -07:00